Introduction
With the evolution of CMOS technology, the gate oxide thickness has been scaled down to improve circuit operating speed and performance. In order to follow the constant-field scaling requirement and reduce power consumption, the power-supply voltages in CMOS ICs have been also scaled downwards. However, some ICs still have higher voltage levels such as driver IC because of the requirement of driving capability. When a system includes different chips with different power-supply voltages, the interface I/O circuits between different chips are often subjected to undesirable leakage current problems. One of the mixed-voltage circuit applications, such as the interface in asymmetric digital subscriber line (ADSL), has input signals with voltage levels higher than VDD and lower than VSS. Under such extended-voltage-swing I/O condition, the traditional input ESD protection circuits are not suitable because the Dp (Dn) diode will be forward biased to cause leakage issue when input signals with voltage levels higher than VDD (lower than VSS) as shown in Fig. 1 . Therefore, the ESD diodes or parasitic ESD diodes (Dp and Dn) in traditional input ESD protection circuits must be removed and a bi-directional ESD device could be placed between input PAD and VSS to solve leakage problems. Some previous papers were proposed to implement such bidirectional ESD devices including bi-directional SCR [1] and low-triggering bi-directional SCR with p+ diffusion [2] .
The substrate-triggered technique has obvious improvement on reducing trigger voltage of general SCR device [3] . In this paper, a bi-directional SCR (BISCR) with substrate-triggered technique (called as ST-BISCR) is implemented and has lower trigger voltage (Vt1) and higher secondary breakdown current (It2) to protect thin internal gate oxide in extended-voltage-swing I/O application. 
Device
The crosss shown in Fig.  2 Fig. 2 The cross-sectional view of ST-BISCR device structure.
Experimental Results and ESD Protection Circuit

DC I-V Characteristics
The ST-BISCR has been fabricated in 0.18-μm mixedsignal CMOS technology without any specific process modification. The dependence of Vt1 of ST-BISCR on the substrate-triggered current are compared in Fig. 3 and the inset of Fig. 3 is the measured DC I-V curves of ST-BISCR under different substrate-triggered currents. When the sub rate-triggered currents at two p-trigge st increased from 0mA to 7mA, the Vt1 of ST-BISCR reduced from 16.5V/-16.5V to 1.36V/-1.36V. The DC I-V results have proven that increasing the substrate-triggere current can significantly reduce the Vt1 of ST-BISCR. Fig. 4 is the measured TLP I-V curves of BISCR in ref [1] , low-triggering BISCR in ref. [2] , and ST-BISCR. The device width is 50μm and the spacing from anode to . cathode of these three structures is identical in the layo T lowest value among three structures as seen in in ESD protection circuit. Fig. 5 is the ESD protection design including positive-ESD detection circuit, negative-ESD detection circuit and ST-BISCR. The resistor R1 is applied to avoid sudden damage occurred at the gate of Mp1 under ESD condition. The PMOS (Mp1) is turned on to conduct positive trigger current into P-trig 1 node through n-diodestring to trigger ST-BISCR on under positive ESD stress, while negative trigger current is also generated and conducted into P-trig 2 node through m-diode-string to trigger ST-BISCR on under negative ESD stress. In the normal circuit operating condition, the ESD protection circuit must remain in a non-conductive state in order that it does not interfere with the voltage levels on the I/O pad. Therefore, the equation to avoid positive-ESD detection The ST-BISCR device has been implemented successfully in 0.18-μm mixed-signal CMOS process. It r V h v
TLP I-V Characteristics
Discussion on ESD-Transient Detection Circuit
To generate trigger current under ESD condition, suitable ESD detection circuit must be added o 3 and 4 respectively to avoid positive-ESD detection circuit nd negative-ESD detection circuit being a normal operation condition as V diode and |Vtp| Mp and 0.45V respectively in 0.18-μm mixed-signal CMOS process. The n-diode-string and m-diode-string are composed of individual diodes formed by using p+ diffusion in the separated n-well structure. Since n-diodestring and m-diode-string are not in the main ESD current discharging path, their perimeters can be adjusted to be smaller than those of ESD diodes.
ST-BISCR.
. Conclusions 4
has lowe t1 and higher It2 for input signals wit oltage levels higher than VDD and lower than VSS. Such ESD protection circuit can effectively protect the thin gate oxide against ESD damage in deep submicron CMOS integrated circuits and extended-voltage-swing I/O application. 
